![]() |
|
| Fresher Jobs Fresher Jobs, On campus Jobs, Off Campus Jobs for fresh graduates and post graduates. |
![]() |
| LinkBack | Thread Tools | Display Modes |
| | #1 (permalink) |
| Super Moderator Join Date: Feb 2006 Age: 26
Posts: 4,502
Thanks: 25
Thanked 407 Times in 235 Posts
Rep Power: 0 | Signatrix Systems Hiring Junior Design Engineer Signatrix Systems Company Profile Signatrix Systems a Coimbatore based IT Firm is expanding its operation and business segment from Corporate Trainning to VLSI Design and development. We are in to product development, Design and Verification Services catering customers in Bangalore, Chennai, Hyderabad, Noida & Pune. We are working in the design and developments of Cutting technology protocols like USB, PCI-Express technologies & DSP in VLSI(Pattern Recognition & Image Processing). We are in recruitment drive for placing candidates for Onsite work in various Clients locations in India for Application S/W development also. Designation Junior Design Engineer Experience 0 - 1 years Location Bangalore, Chennai, Delhi, Hyderabad / Secunderabad, Pune, Coimbatore Remuneration No Salary During 6 Months of Training Period Education UG - Any Graduate - Any Specialization PG - Any PG Course - Any Specialization PPG - Any Ph.D / Doctorate / M.Phil. - Any Specialization Job DescriptionVLSI JUNOR POSITION: APPLY TO Interview update pages of website signatrix.in FOR ATTENDING WALKIN WRITTEN INTERVIEW either AT BANGALORE ON 25/01/07 or AT COIMBATORE ON 28/01/07 FOR VLSI DESIGN ENGGR POSITION. A) Immediate Job Openings: VLSI Jr Design Enggr ( 33 openings for Freshers). Candiadates who got selected after Interview Process will be Trained in VLSI Design / Embedded Design for working on the Technologies on (Image Processing & Pattern Recognition)DSP,USB, PCI Express Protocols. 6 Months Probation & Trainning (Jan 2007- June 2007) SALARY WILL NOT BE PAID DURING FIRST 6 MONTHS OF THE PROBATION & TRAINNING PERIOD After 6 Months salary will be paid (based on the Performance Appraislal Review) according to Industry standard and Candidates Delivery Level. During the Probation period, Trainning will be given to candiatates in VLSI Design for delivering the products on Pattern Recognition, DSP, USB and PCI-Express Technologie's Intellectual Property. VLSI JUNOR POSITION: APPLY TO Interview update pages of website signatrix.in FOR ATTENDING WALKIN WRITTEN INTERVIEW either AT BANGALORE ON 25/01/07 or AT COIMBATORE ON 28/01/07 FOR VLSI DESIGN ENGGR POSITION. B) Other Job Openings Openings with Signatrix: Interview date will be informed after 3 weeks 1) Java/J2EE/JSP (10 Openings for 1 Yrs Experienced Resources) 2) Networking & System Administrator ( 6 Openings for 1 Yrs Experienced Resources) 3) Application Software Development (3 Openings for 1 Yrs Experienced Resources) 4) Shell Scripting/Perl Scriting (3 Openings for 1 Yrs Experienced Resources) 5) Technical Marketing (3 Openings for 1 Yrs Experienced Resources) 6) Application Enggineer (2 Openings for 1 Yrs Experienced Resources). IF YOU HAVE NOT SUBMITTED IN OUR ONLINE DATABASE, REGISTER NOW BY VISITING CARRERS PAGE OF website signatrix.in . Desired ProfileEligibility: A) Immediate Job Openings: VLSI Jr Design Enggr ( 33 openings for Freshers). 1) B.E/B.Tech EEE,ECE,E&I, Comp.Sc, IT 2) M.E/M.Tech VLSI, Electronics,Applied Electronics, Power Electronics etc. 3) BSC/MSC Electronics,Physics,Comp.Sc 4) MS Micro Electronics, Electrical, Electronics etc. Recruitment Process: Post resumes in Signarixs Career Page Written Test 1 ( Technical). Written Test - 2 (Logical & Aptitide) Personal Interview 1 (Technical) Personal Interview 2 (Technical) HR Interview Candidate Requirement: Candidates should be willing to relocate anywhere in India to work in clients Location for Design and Development of VLSI Intellectual Property(IP) in ours & Clients Location. Very Good Communication Skill Team Player Preferences: Preferences will be given for candidates who are already Exposed to VLSI Design & development Trainning. PLEASE NOTE: ALL EMAIL RESUMES ARE IGNORED ONLY SIGNATRIXS ONLINE SUBMITTED PROFILE DETAILS ARE CONSIDERED. IF YOU HAVE NOT SUBMITTED YOUR PROFILE IN OUR ONLINE DATABASE, REGISTER NOW BY VISITING CARRERS PAGE OF website signatrix.in. A) Immediate Job Openings: VLSI Jr Design Enggr ( 33 openings for Freshers). VLSI JUNOR POSITION: APPLY TO Interview update pages of website signatrix.in FOR ATTENDING WALKIN WRITTEN INTERVIEW either AT BANGALORE ON 25/01/07 or AT COIMBATORE ON 28/01/07 FOR VLSI DESIGN ENGGR POSITION. Reference VLSI walkin test on 25/1/07 @ bangalore, 28/1/07 @ coimbatore Contact Information Name Prathipa Website http://www.signatrix.in/iv.html Address Not Mentioned Email prathipa@signatrix.in |
| | |
| | #2 (permalink) |
| Junior Member Join Date: May 2008
Posts: 1
Thanks: 0
Thanked 0 Times in 0 Posts
Rep Power: 2 | Re: Signatrix Systems Hiring Junior Design Engineer hello sir this is B.Ranjith M.Tech(vlsi&es) am sending my resume please go through this. RESUME CURRICULUM VITAE baluvuri_ranjith@yahoo.com Contact address: # Q.No.NC-80, Rudrampoor(post), Kothagudem(mandal), Khammam(dist), Pin-507189 (A.P). Mobile # +919908760801 Objective: Looking for an opportunity to join an organization that effectively utilizes my skills and abilities in developing applications and offer me opportunities to grow. Personal Skills: Ø Good analyzing skills. Ø Excellent communication skills. Ø Adaptable to any environment. Educational Qualifications: Course Board\University Year Aggregate M.Tech (VLSI &Embedded Systems) Kakatiya University (Pursuing) 2006-2008 75.6% B.Tech ( E.C.E ) JNTU 2001-2005 62.74% Intermediate Board of Intermediate 1999-2001 79% S.S.C Z.P.S.S 1998-1999 72.34% Technical Skills: Ø Operating Systems : Dos, Windows9x, XP, 2000 Ø Programming Languages : C and perl. Ø Analog Design tools : Tanner EDA, Cadence. Ø CADENCE: Schematic editor: Virtuso Schematic Composer(Cadence) Simulation: Spectre in analog design environment (Cadence) Layout: Virtuso Layout Editor (Cadence) Physical Vreification (LVS, DRC, RCX): ASSURA (Cadence) Ø Description Languages : Verilog HDL. Areas of Interest ASIC VLSI (ANALOG & MIXED SIGNAL DESIGN) Projects: M.Tech Mini Project1: Title : Design of 8-bit Digital-to-Analog Converter Tool : Tanner Tool Description: This DAC is a 8-bit DAC with a high resolution, high speed and small overhead. This design is implemented by using R-βR-ladder approach that is modified from the R-2R approach is used to implement the 8-bit. This converter was designed with a TSMC .6-um CMOS process. This design achieves a 8-bit resolution with DNL and INL less than 0.5 LSB and 0.7 LSB respectively. At 3.3v supply voltage and 200-MHz operating frequency the power consumption is 232mW. M.Tech Mini Project2: Title : A Novel Current-Mode Universal Filter Implemented with DVCC Tool : CADENCE Description: The implementation of a novel current-mode Butterworth type Universal filters by using DVCC (Differential Voltage Current Conveyor) and grounded passive elements. The circuit can simultaneously realize lowpass,highpass and bandpass filter functions without changing the circuit topology and elements. It has the possibility of independent adjustment of ‘wo’ without disturbing wo/Q. PSPICE simulations are performed employing a standard CMOS technology (.6-um) and the performance of the simulation results is tested by comparing with the theoretical results of the filter. Academic Projects: Title : A New Successive Approximation Architecture for Low-Power CMOS A/D Converter. Tool : CADENCE TOOL Duration : 3 Months Team Size : Single Description : A new 6-bit 250MS/s analog to digital converter is proposed for low power CMOS integrated systems. This design is based on a improved successive approximation ADC with a mixed-mode subtracter that minimizes the overall power consumption and system complexity.This ADC work up to 250MS/s with power consumption less than 30mW at 3.3V.The ADC implemented with the TMSC 0.6-um CMOS technology.This design is suitable for low power VLSI implementation .It is well applied when embedded into SOC (system-on-chip) circuit designs. B.TECH PROJECT: Title : PROGRAMMABLE LOGIC CONTROLLER Type : Hardware. Platform : 8051 Assembly Language. Duration : 6 months Team Size : 4. Description : The Objective of this is to control the real time targets just by user developed program.PLC is a specialized device used to provide high speed low level control process it is programmed using some of structured language so that engineers can program with. It can be used for applications such as on or off control timing, logic counting and sequencing. In our project we have connected stepper motor which can be controlled through remote ‘keyboard’ or variable user programming code .we also connect the temperature sensor to display the temperature of coli and rpm also evaluated through photo detector and displayed on the ‘LCD’ we have developed software for this particular system in assembly language. Personal Profile: Name : Baluyuri Ranjith Father’s Name : B.Sugunarao. Date of Birth : 10.05.1984. Sex : Male Marital Status : Single Nationality : Indian Language Known : English, Hindi & Telugu. Hobbies : Grooming Plants, Watching Movies, Filling Sudoku Puzzle. Declaration: I here by declare that the information furnished above is true to the best of my knowledge. Date: Place: Baluyuri Ranjith |
| | |
![]() |
| Tags |
| design , engineer , hiring , junior , signatrix , systems |
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | |
| Display Modes | |
| |
Similar Threads | ||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| GOOD OPPURTUNITY.GRAB IT | Rena | HOT JOBS | 14 | 06-08-09 02:37 AM |
| ISEO Systems (P) Ltd Hiring Senior Software Engineer | santhu | Experienced Jobs | 0 | 03-01-07 01:22 PM |
| Cisco Systems Hiring 2006 Passout Fresh Grads | sridhar | Fresher Jobs | 0 | 06-12-06 03:24 PM |
| Ramco Systems Limited Hiring Domain Consultant | sridhar | Experienced Jobs | 0 | 04-10-06 01:27 AM |
| Adobe Systems India Pvt. Ltd. Hiring CD Engineer | sridhar | Fresher Jobs | 0 | 04-10-06 01:03 AM |
| More Interview Questions Here... |